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Abstract. In this paper, we analyze the faults tolerance capability of hard real-time 
systems under power consumption constraints. In particular, we are focused on real-
time systems in which:1) the fault tolerance is achieved through time redundancy, 
which is used for re-executing tasks affected by transient faults, and 2)the dynamic 
voltage scaling used to manage power consumption. We proposea heuristic-based 
algorithm to find processor frequencies at which each real-time task should be executed 
so that: 1) the power consumption does not exceed the upper power limit; 2) the fault 
tolerance capability is maximized, and 3) all real-time requirements of individual tasks 
are met. Evaluations on synthetic task sets show that the proposed algorithm attains 
target power consumption level with minimum degradation in fault tolerance. 
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1. INTRODUCTION 
Real-time systems (RTS) are nowadays widely used in numerous time critical 
applications, ranging from autopilot systems and space shuttles, to industrial process 
control, robots and smart automobiles. An inherent characteristic of such systems is that 
their requirement specification includes timing constraints in the form of task deadlines. 
Failure to meet the specified deadlines can lead to intolerable system degradation, and 
can, in some applications, result in a catastrophic loss of life or property. Due to the 
strictness of deadlines, hard real-time systems have to be designed in such a way as to 
provide an a priori guarantee that the timing constraints are met even under peak load 
conditions[1]. For achieving this design goal, a number of scheduling algorithms and 
formal feasibility analysis methods have been developed. Using these well-established 
traditional methods, designers can provide guarantees that tasks do always meet their 
timing requirements, when the system is running under a given scheduling policy, assuming 
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that the basic assumptions, e.g., task execution times and periodicity, are not violated at run-
time [2]. 
Due to the catastrophic consequences of missing deadlines of some real-time tasks, 
fault tolerance is an essential component of such systems. While permanent faults are mostly 
related to the manufacturing process, transient faults mostly occur due to environmental 
conditions, such as high-energy particle hits originating from cosmic rays, capacitive 
coupling, electromagnetic interference, lighting or power fluctuations [3]. Several studies in 
the last two decades have indicated that transient faults are significantly more frequent than 
permanent faults [4]. It has been shown that transient faults are 30 times more frequent than 
permanent faults and that 83% of all faults were determined to be transient [5]. Transient 
faults have the feature that they occur and then disappear, so fault tolerance can be achieved 
running the task affected by a transient fault again (i.e. re-executing the task). It means that 
time redundancy can be used for achieving fault-tolerance by exploiting slack time in the 
system schedule to perform recovery executions [6], [7]. 
The slack time is also used by techniques for improving energy-efficiency [8]. Dynamic 
power-reduction techniques rely on runtime behavior to reduce power when systems are 
serving light workloads or are idle. This kind of techniques can be achieved in different 
ways, for example, the dynamic voltage and frequency scaling (DVFS) exploits the fact that 
the clock frequency of a processor is proportional to the supply voltage, while the amount 
of energy required for a given workload is proportional to the square of the processor’s 
supply voltage. Thus, by lowering the supply voltage (and correspondingly the clock 
frequency), the power consumption of processor can be reduced quadratically [9]. Nowadays, 
DVFS is the most popular and widely used technique for reducing power consumption in 
power-sensitive applicationsand is supported by many commercial processors [8, 10, 11, 12]. 
DVFS techniques are often used to reduce the total energy consumption in the RTS 
[10, 13, 14]. Kim et al.[10] compare several key DVFS algorithms proposed for hard 
real-time periodic task sets, analyze their energy efficiency, and discuss the performance 
differences quantitatively. However, the energy saving achieved by DVFS comes at the 
cost of increased execution time of real-time tasks, which may compromise the timing 
correctness of RTS. For example, in [11] execution time of a real-time task scales linearly 
with the processing speed, i.e., if the operating frequency is scaled the by a factor  , then 
the execution timeneeds to be scaled by factor    .
Fault tolerance through time redundancy and energy management through frequency 
and voltage scaling are particularly discussed in the context of real-time systems. Also, 
these two problems were considered jointly [8, 11]. Using slack time is common to these 
two problems. Since slack time is a limited resource, it is obvious that more slack time 
for DVFS technique means less time for fault tolerance, and vice versa. Therefore, there 
is a tradeoff between low energy consumption and high fault-tolerance.In the context of 
real-time systems, this tradeoff was analyzed in several papers [15, 16, 17]. Qadi et al. 
[15] present a DVFS algorithm supporting the canonical sporadic real-time task model. 
The method, however, is designed only for the earliest deadline first priority discipline 
and it is not applicable to rate monotonic or any other. Melham et al. proposed a 
technique to exploit free slacks in task schedules to reduce energy consumption while 
tolerating faults based on DVFS [16]. They make several simplifying assumptions such 
as a task is susceptible to at most one fault occurrence and the processor can scale its 
frequency in a continuous range. Djosic et al. developed a heuristic-based fault tolerant 
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dynamic voltage and frequency scaling algorithm to find frequencies at which each task 
should be executed such that the energy consumed by the set of task is minimized [17]. 
The aim of this paper is to explore the tradeoff problem and to maximize fault 
tolerance under power consumption constraints while guaranteeing that each task can 
complete successfully before its deadline. We introduce new techniques that offer trade-
offs between schedulability (ability of the system to accept more tasks) and reliability 
(ability of the system to tolerate more faults) in real-time systems. The technique we 
propose is applicable to a class of RTSs that can be modeled as a set of fixed-priority 
preemptive periodic tasks, with different periods. Several discrete supply voltages and 
processor’s operating frequency levels are taken into consideration. 
The remainder of the paper proceeds as follows. Section 2 introduces the system 
model. The proposed algorithm is presented in Section 3. Section 4 presents simulation 
results to validate our work. Conclusions are included in the Section 5. 
2. SYSTEM MODEL AND ASSUMPTIONS 
Processor model. We considered uniprocessor hardware platform consisting of a 
DVFS-enabled processor. As the processing element of the system, we assume a CPU with 
a finite set of   discrete voltage/frequency (v/f) levels (     )        , where   is the 
operating voltage, and    is operating frequency, which can be varied at run-time. Without 
loss of generality, we assume       and        . It should be noted that v/f levels are 
considered as ordered pairs, meaning that voltage   corresponds to operating frequency   . 
Task model. The real-time task set we consider consists of  periodic preemptive 
tasks,   *         +. Each task    has a period   , worst case execution time (WCET) 
  , deadline    and fixed priority  . Priorities of the tasks are assigned statically by using 
any priority assignment algorithm [18]. We assume that     , for            . The 
WCET corresponds to the longest time in which the task may finish its execution. For 
simplicity, we assume that the WCET of a task scales linearly with the processing speed 
[11, 19, 20]. So, if we scale the operating frequency by a factor  , then WCET has to be 
scaled by factor    , i.e. Ci(fi) = (fm/fj)Ci(fm) where   (  ) is WCET of task    when 
executed at frequency   , and   (  ) is WCET of the same task when executed at the 
maximum frequency   . 
Power model. We adopt the power model proposed in [21], where the power 
consumption of an active processor can be modeled as         (       ), where    
is the static power,     is the frequency independent active power, and   is the frequency 
dependent active power.    can only be removed by powering off the whole system.      
is constant and corresponds to the power that is independent of CPU processing speed 
and it can be efficiently removed by putting systems into a sleep state.    includes 
processor’s dynamic power and any power that depends on CPU speed. When there is 
computation in progress, the system is activeand    . Otherwise, when the system is 
turned off or in a power-saving sleep mode,    . Since the DVFS technique enables 
energy management by varying the supply voltage and correspondingly the operating 
frequency, we only take into account the frequency-dependent active power,   , which is 
calculated by   ( )   
 ( )       , where  is the supply voltage,     is the effective 
switching capacitance and   is the operating frequency. More details on processor power 
consumption can be found in [22]. 
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Fault model. We assume that faults can occur during execution of any task. We 
consider transient faults and assume that the consequences of a fault can be eliminated by 
simple re-execution of the affected task. We suppose that the task affected by a transient 
fault is executed again at its original priority level and at its original operating frequency. 
Feasibility analysis. The re-execution of the corrupted task must not violate timing 
constraints of any task in  . For checking the feasibility of faulttolerant real-time task set 
we use the response time analysis (RTA). RTA is an important technique for analyzing 
timing constraints of real-time systems [23, 24, 25]. It allows exact calculation of the 
worst-case response time    of task    in real-time system scheduled under fixed priorities. 
RTA supposes that faults can occur during execution of any task and uses re-execution 
recovery for fault-tolerance.The RTA is based on the following recurrent equation: 
   
       ∑ ⌈
  
 
  
⌉       ( )  ⌈
  
 
  
⌉       ( )  (  )           (1) 
where   is represented as the three-term sum. The first term is WCET of task   . The 
second term expresses the interferencedue to preemption of task    by the higher priority 
tasks    from the set *          +. The third term characterizes tolerance due to a 
possible fault in the system. The fault-tolerance capability is represented in the third term 
by a single parameter,   , which corresponds to the fault tolerant interval, i.e., the 
minimum time interval between two consecutive faults that the RTS can tolerate. There 
can be at most [Ri
n
/TF] faults during the response time    of task   . Since these faults could 
occur during the execution of task    or any higher priority task which has preempted   , 
each fault may extend the response time of task    for       ( )  (  ). Hence, the third 
addend presents an extra time needed for task recovery (task re-execution) due to faults. 
It should be noted that RTA equation (1) represents a recurrence relation since   
appears on both sides. The calculation starts with   
    , and ends with   
      
 . If 
during the calculation process we get that   
     , then task    is infeasible and 
iteration process must be terminated. 
3. ALGORITHM DESCRIPTION 
In order to solve the tradeoff problem between fault-tolerance and energy consumption 
in DVFS-enabled hard RTS, we proposed a heuristic-based algorithm. The goal of the 
proposed algorithm is to maximize fault tolerance under power consumption constraints 
while guaranteeing that each task will never miss its deadline. The algorithm is applicable 
to a class of RTS that fits the system model specified in Section 2. 
The proposed heuristic-based algorithm can find near-optimal solution within an 
acceptable computational time even for large real-time task set instances. The algorithm starts 
with assigning the maximum frequency to each task and then iteratively improves the 
frequency assignment, in terms of power consumption, by gradually decreasing the 
frequencies of selected tasks until no further improvement can be achieved. At each iteration 
the task is selected in a way to keep the task set feasible with minimal deterioration of the fault 
tolerant interval. 
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The pseudo-code of the algorithm is depicted in Fig. 1. 
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Assign maximum v/f level to all tasks in Г; 
if(rta(Г) = false) then return FAILED; 
if(pow(Г) ≤ Pmax) then return SUCCESS; 
for each   in Г setkeyi = true;   
while(there are unlocked tasks andpow(Г)>Pmax){ 
TFmin = 0; 
for each (unlocked task    in Г){ 
    decrement v/f level of   ; 
if(rta(Г) = false) 
keyi = false; 
else{ 
      TF = fti(Г); 
      if(TF> TFmin){ 
k = i; 
TFmin = TF; 
      } 
    } 
    increment v/f level of   ; 
  } 
  decrement v/f level of task   ; 
if(   is assigned with minimum v/f level) then 
keyk = false; 
} 
if(pow(Г) ≤ Pmax) then  
  return SUCCESS; 
else 
return FAILED; 
Fig. 1 The pseudo-code of the proposed algorithm 
The input parameters of the algorithm are: 
 *(     )        +, set of  discrete v/f levels, where        , and     ; 
   *         +, set of   real-time tasks, where each task    is characterized by 
parameters: worst case execution time   , deadline   , period    and priority   ; 
     , threshold power consumption level. 
The algorithm assigns a voltage/frequency level to each task in  , so that: 
 power consumption of the system is less than      and, 
 faulttolerant interval (  ) is maximized. 
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The algorithm returns a failure status if either the task set is not feasible or the 
algorithm is failed to reduce the power consumption below     . 
The algorithm uses the following functions: 
 rta( ) - performs RTA on the task set, and returns true if the task set   is feasible; 
 pow( ) - calculates power consumption of the task set  ; 
 fti( ) - finds faulttolerant interval (  ) by successively applying RTA starting 
from     . 
The algorithm starts with assigning the maximum v/f level (     ) to each real-time 
task in step 1. Then, the feasibility of the task set is checked by employing RTA. If it 
turns out that the task set is not feasible when all tasks are executed at the maximum 
frequency, then algorithm exits immediately with appropriate error status (step 2). 
Otherwise, the algorithm continues by calculating the power consumption. If the system 
consumes less power than      , then the algorithm exits successfully by leaving each 
task with the maximum voltage/frequency level, step 3. Under such condition, the algorithm 
does not try to change v/f levels of tasks because the power consumption constraint is 
already satisfied, and the fault tolerant interval cannot be improved by decreasing the 
execution frequency. 
Otherwise, if the power consumption is greater than     , the algorithm will try to 
reduce power consumption below      by selectively decreasing tasks v/f levels in a way 
to keep task set feasible with minimal deterioration of the fault tolerant interval. 
Algorithm associates to each task a logical variable, referred to as key, which if true 
indicates that changing task v/f level is allowed. Initially, keys of all tasks are set to true, 
step 4. At this point, we said that all tasks are unlocked. The outer loop of the algorithm 
(steps 5 – 23) repeats until there are unlocked tasks and power consumption is greater 
than     . At each iteration of the loop, the v/f level of a single task is decremented. The 
chosen task is one for which the voltage/frequency decrement yields the minimum 
increase of the fault tolerant interval among all unlocked tasks, provided that task set 
remains feasible. To find such task, the algorithm checks each unlocked task (for loop in 
steps 7 - 19). First, the v/f level of the unlocked task    is temporarily decremented, step 
8. For instance, if task    is currently assigned with the v/flevel (     ), its new temporary 
v/f level will be (         ), step 8. For such setting, feasibility of task-set is tested using 
equation (1), step 9. If task set is not feasible, the v/f level of task    is changed back to 
(     ) and its key is set to false, which fixes its voltage/frequency setting, step 10. 
Otherwise, the algorithm computes the faulttolerant interval, step 12, then changes v/f 
level of task    back to (     ), and moves on the next unlocked task. After examining all 
currently unlocked tasks, the algorithm selects the one for which the largest fault tolerant 
interval has been computed, and then permanently decrements its v/f level, step 20. 
Additionally, the selected task is locked if its new v/f level is dropped to (     ), step 22. 
A result of lowering the v/f level is a reduction of power consumption. Therefore, the 
algorithm returns at the beginning of the loop, recalculates the power consumption and 
compares it with the threshold value     , step 5. If the power consumption is reduced 
below     , the goal is reached, and algorithm exit successfully, step 25. The current 
voltage/frequency assignment to each task is the algorithm output. Otherwise, if the 
power consumption is still above     , and one or more tasks are still unlocked, the 
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algorithm enters the next iteration. If all tasks are locked, the algorithm finishes unsuccessfully 
without reaching the power constraint (step 27). 
 4. REAL-TIME TASK SETS AND SIMULATION RESULTS  
This section presents simulation results that validate the performance of the algorithm 
for optimizing the power consumption and fault-tolerance of RTSs presented in Section 3. 
4.1. Synthesized real-time task sets 
In our simulation, we used a CPU with varying operating frequency range and varying 
number of discrete frequency levels within the range. The frequency range is normalized to 
the interval (       , where          is the minimum operating frequency. The   
available frequency levels         are uniformly distributed in this range, with        , 
    , and              are determined as follows: 
  
 
  
   
 (   )
      
   
 (2) 
Real-time task sets with different number of tasks  and processor utilization   are 
generated randomly using UUniFast algorithm [26]. The utilization   of a task set is defined 
as the sum of utilizations of all the tasks belong to the set, that is: 
   ∑    
 
   ∑
  
  
 
              (3) 
During task set generation, the period   of each task    is chosen randomly from the 
range [1, 1000] with uniform distribution, and the task deadline is set to be equal to the 
task period,     . Tasks are assigned with priorities according to the earliest deadline 
first algorithm. Finally, the worst case execution time (on the maximum operating frequency 
  ) of task    is determined as         . 
4.2. Simulation results 
We conducted simulation for 100 tasks set, each composed of 10 tasks. Since the main 
purpose of the proposed algorithm is tomaximize the fault-tolerance under power 
consumption constraints, the simulation results are presented from both the fault tolerance 
and energy consumption point of view. The power consumption performance is evaluated 
in terms of normalized power reduction(NPR), which is defined as the ratio of power 
consumption when tasks are executed at maximum frequency and the power consumption 
when tasks are executed on frequencies determined by the proposed algorithm, in 
percentage.We also define the fault tolerance factor (FTF) as the ratio between the 
maximum and achievedfault-tolerance capability. The maximum fault-tolerance capability 
is specified through fault tolerant interval when all tasks are executed at the maximum 
frequency. The achievedfault-tolerance capability is also specified through fault tolerant 
interval, butafter the proposed algorithm has been applied. It means thatthe achieved fault-
tolerance capability is calculated for the given power consumption constraint. 
Fig. 2 depicts the fault-tolerance factor versus normalized power reduction for different 
number of available frequency levels. 
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Fig. 2 Fault tolerance factor versus power reduction for different number of frequency levels 
We used a subset of  ,           frequency levels according to the equation (2). As 
expected, the higher power savings, the lower fault tolerance factor, and vice versa. Also, 
these results show that the fault tolerance factor increases with the number of 
availablefrequency levels. For example, if NPR is equal to 15%, then the fault-tolerance 
factor reaches         when all available frequencies are utilized. The fault-tolerance 
factordrops to         when only two frequency levels are used. 
Fig. 3 depicts the fault-tolerance factor versus normalized power reduction for different 
processor utilization  , which varies from       to      . 
Fig. 3 Fault tolerance factor versus power reduction for different processor utilization 
 
The fault-tolerance factor decreases with increasing power reduction, and vice versa. 
Also, the fault-tolerance factor increases with increasing processor utilization. For 
example, if NPR=15% fault tolerance factor varies from          to         , when 
the processor utilization is       and      , respectively. 
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5. CONCLUSION 
High fault-tolerance against transient faults and low power consumption are key 
objectives in the design of real-time systems. Several effective energy saving techniques 
and mature fault-tolerance techniques are available to achieve these objectives. However, 
careful considerations should be taken in order to achieve both objectives simultaneously, 
since the usage of the fault-tolerance techniques increases the energy consumption and 
vice versa. Recognizing that the problem of assigning frequencies to real-time tasks for 
simultaneous optimization of fault-tolerance and power consumption is NP-hard, we 
realized and presented in the paper a heuristic-based algorithm to maximize the fault-
tolerance under power consumption constraint.The algorithm can be used in the early 
stages of RTS design process as a tool for rapidly exploring the tradeoff between the 
power consumption and system’s ability to tolerate transient faults. 
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